We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58652

LogiCORE IP Serial RapidIO v5.6 - SRL in Reset Synchronization Logic


In the reset synchronization logic of the SRIO core, a LUT-based SRL16 is used.

The SRL16 is not a chain of registers, so it does not resolve metastability when it occurs.


Please find an updated "mgt_top.v" in the attachment file.

This file needs to be copied in the ISE installation folder:
Note: You might want to first back up the old mgt_top.v file.

Then, you can generate the fixed core. The SRL has been  replaced by flipflops:


Associated Attachments

Name File Size File Type
mgt_top.v 10 KB V
AR# 58652
Date Created 12/04/2013
Last Updated 12/06/2013
Status Active
Type General Article
  • Serial RapidIO