UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58658

Virtex-7 FPGA VC707 Evaluation Kit - UG885 (v1.3), Table 1-27 has incorrect FMC1 HPC connections

Description

Table 1-27, of the VC707 Evaluation Board User Guide v1.3 (UG885), outlines the J35 VITA 57.1 FMC HPC connections.

U1 FPGA Pin N39 is listed twice. Is this correct?

Solution

There is a typo in Table 1-27 of UG885 (v1.3); N39 should only be listed once.

The corrected section of the table is as follows:

FMC1_HPC_LA10_N is connected to U1 FPGA Pin M39.

FMC1_HPC_LA14_P is connected to U1 FPGA Pin N39.

Table 1-27 has been updated in UG885 (v1.4) to correctly reflect this pinout.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45382 Virtex-7 FPGA VC707 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 58658
Date Created 12/04/2013
Last Updated 05/27/2014
Status Active
Type General Article
Boards & Kits
  • Virtex-7 FPGA VC707 Evaluation Kit