UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58663

Kintex-7 FPGA KC705 Evaluation Kit - UG810 (v1.4), Table 1-29 Incorrect Pin Assignments

Description

In the KC705 Evaluation Board for the Kintex-7 FPGA User Guide v1.4 (UG810), Table 1-29 lists the LPC connections, J2 to FPGA U1.

J2 Pins C11 and C19 are both connected to FPGA U1 Pin AK21. 

Is this correct?

Solution

Table 1-29 incorrectly shows that J2 Pins C11 and C19 are both connected to FPGA U1 Pin AK21.

The correct section of Table 1-29 should read as follows:


J2 Pin C11 is connected to FPGA U1 Pin AK21

J2 Pin C19 is connected to FPGA U1 Pin AE21

Table 1-29 is updated in (UG810) v1.5.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 58663
Date Created 12/04/2013
Last Updated 05/29/2015
Status Active
Type General Article
Boards & Kits
  • Kintex-7 FPGA KC705 Evaluation Kit