We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58746

No CHANNEL_UP assertion in Aurora 8B10B v10.1 (or) earlier core in duplex configuration


GT FIFO overflow/underflow causes no channel up in duplex.

This is observed in functional simulation of Kintex-7 FPGA cases. 

This answer record provides the required updates to fix this issue.


The following updates are required for the Aurora 8B10B v10.1 or earlier core only. 

These steps are required to work around a functional issue in the GT simulation model. 

The updates are not required with any later versions of the Aurora 8B10B IP.

Reset the GT after FIFO overflow/underflow happens.

  1. Synchronize the TXBUFERR_OUT/RXBUFERR_OUT using the <component_name>_cdc_sync module in the INIT_CLK_IN domain.
    • For multi-lane designs, logical ORing is required for TXBUFERR_OUT/RXBUFERR_OUT from all lanes.
  2. Connect the above synchronized signal to the SOFT_RESET port of the TX_STARTUP_FSM and RX_STARTUP_FSM respectively.

These changes need to be made in the <component_name>_transceiver_wrapper.v[hd] file.

Revision History
1/15/2014 - Initial release

2/17/2015 - Minor updates to clarify further

AR# 58746
Date Created 12/10/2013
Last Updated 03/10/2015
Status Active
Type General Article
  • Kintex-7
  • Aurora 8B/10B