We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58747

JESD204 v5.1 IP - Rx TVALID not correctly asserted under certain conditions


For Subclass 1 operation, JESD204B requires that a SYSREF signal is generated.

A periodic SYSREF is valid, but when all of the following conditions are met, the core does not assert TVALID after correctly synchronizing the link:

  • SYSREF Period equals Multiframe Size
  • Subclass is set to 1
  • RX_BUFFER_DELAY is set to 0
  • SYSREF_ALWAYS is set to 1


For a Periodic SYSREF signal, the period must be greater than the Multiframe size in use on the link.

If the SYSREF period must match the LMFC period then setting a non-zero value in RX_BUFFER_DELAY will also fix the problem.

Note It is also a requirement of the JESD204 core that the SYSREF period be a multiple of 4 byte clocks, as the core operates on a 4-byte datapath.

Revision History
01/07/2014 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54480 LogiCORE IP JESD204 - Release Notes and Known Issues for Vivado 2013.1 and newer tools N/A N/A
AR# 58747
Date Created 12/10/2013
Last Updated 08/20/2014
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Zynq-7000
  • Virtex-7
  • Vivado Design Suite
  • JESD204