UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58760

LogiCORE IP LTE UL Channel Decoder v4.0(Rev. 3) - The event_irictrl_waiting output might behave incorrectly when simulating with VCS

Description

When simulating the core with VCS in Vivado 2013.4, the event_irictrl_waiting might behave incorrectly.

This is a simulation-only error that occurs only when the core is configured with a part set to "Full Uplink Channel Decoder".

Solution

To work around this issue, simulate with Questa or the Vivado Simulator. 

This issue is planned to be fixed in Vivado Design Suite 2014.1.

For a detailed list of LogiCORE IP DUC/DDC Compiler Release Notes and Known Issues, see (Xilinx Answer 54484)

Linked Answer Records

Master Answer Records

AR# 58760
Date Created 12/10/2013
Last Updated 06/12/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.4
IP
  • 3GPP LTE UL Channel Decoder