We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58779

2013.4 Vivado IP Flows - Compile Order tab (GUI) does not show constraint files in an OOC Block Design


My design contains an IP Integrator (IPI) Block Diagram (.bd) file. When the Block Design is set as an Out-of-Context (OOC) module, the Compile Order Tab (GUI) does not show the constraint files in the OOC IPI block.


To work around this issue, use the report_compile_order Tcl command to print all Block Set compile order.

This issue will be fixed in Vivado Design Suite 2014.1.

AR# 58779
Date Created 12/12/2013
Last Updated 02/06/2014
Status Active
Type Known Issues
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite