We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58943

7 Series FPGAs Transceiver Wizard v3.1 - Release Notes and Known Issues


This answer record contains the Release Notes and Known Issues for the 7 series FPGAs Transceiver Wizard v3.1 released with the Vivado 2013.4 design tool.


Known Issues and Release Notes

1. GTZ Wizard

For the known issues and work-arounds with the GTZ Wizard in Vivado Design Suite 2013.4, please refer to (Xilinx Answer 59305).

2. GTRXRESET sequence bypassed by default in GTH and GTP.

Issue: The GTRXRESET sequence module is bypassed by default. This is to work around the requirement of UNISIM models for simulation, refer to (Xilinx Answer 53779) for GTH and (Xilinx Answer 53561) for GTP.
Work-around: Change EXAMPLE_SIMULATION to 0 from 1 in all the modules.

3. EXAMPLE_SIMULATION not passed to gtwizard_0_tx_startup_fsm.v.
Please refer to (Xilinx Answer 59184).

4. Tx Buffer Bypass does not complete successfully in auto mode.
Please refer to (Xilinx Answer 59150).

AR# 58943
Date Created 12/20/2013
Last Updated 02/04/2014
Status Active
Type Release Notes
  • Zynq-7000
  • Artix-7
  • Kintex-7
  • More
  • Virtex-7
  • Virtex-7 HT
  • Less
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite
  • 7 Series FPGAs Transceivers Wizard