We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58998

2013.4 Vivado Implementation - Potential routing problems when GTH clocks drive fabric loads directly without instantiated BUFHCE


Several cases have been seen where designs encountered routing issues related to GTH clocks which drive fabric loads (such as slice FFs) directly without an instantiated BUFHCE. While the configuration can be supported by the router which is able to insert a BUFHCE route-thru, the placer is not able to account properly for the BUFHCE usage and it is possible for the BUFHCEs to be oversubscribed in a highly utilized clock region.

Consider the case where the clock placer allocates 12 global clock domains to a clock region and then one of the GTH fabric loads also gets placed in the same clock region. Since the GTH clock needs to use a BUFHCE route-thru (the same as the BUFGs), the BUFHCEs become over-subscribed because 13 are needed when only 12 are available. One of the 13 clocks fails to route successfully.


The supported configuration is to instantiate a BUFHCE between the GTH and the fabric load, then the clock placer can account for that BUFHCE utilization and allocate only 11 global clocks to that clock region for the above scenario.

A CR is under investigation to have a pre-placement DRC check catch this unsupported configuration. The CR has not yet been scheduled to be fixed.

AR# 58998
Date Created 01/06/2014
Last Updated 01/08/2014
Status Active
Type General Article
  • Virtex-7
  • Vivado Design Suite