We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 59021: 2013.x Vivado Simulator - Using reverse range attribute causes fatal error
2013.x Vivado Simulator - Using reverse range attribute causes fatal error
Slicing a std_logic_vector using another signal's "reverse_range" attribute results in a fatal error in Vivado Simulator.
FATAL_ERROR: FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
This is a Vivado simulator issue and is fixed in the 2014.1 release.
To work around the issue, manually specify the correct range.
signal a: std_logic_vector (8 downto 0); signal b : std_logic_vector (4 downto 0); signal c : std_logic_vector (0 to 4); begin