UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59083

AXI Bridge for PCI Express v2.3 - "CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements..."

Description

Version Found: v2.3
Version Resolved and other Known Issues: See (Xilinx Answer 54646)

The tool reports the following warning message during implementation of AXI Bridge for PCI Express v2.3 core in x2 Gen2 128-bit configuration.

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.

The issue is seen in the following devices:

Device = xq7v585t
Package = rf1761
Speedgrade = -1M

Device = xc7v585t
Package = ffg1761
Speedgrade = -1

Device = xq7v585t
Package = rf1761
Speedgrade = -1I

Note: "Version Found" refers to the version the problem was first discovered. The problem may also exist in earlier version, but no specific testing has been performed to verify earlier versions.

Solution

This is a known issue to be fixed in a future release of the core.

Revision History
01/14/2014 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54646 AXI Bridge for PCI Express - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 59083
Date Created 01/14/2014
Last Updated 04/16/2014
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2013.4
IP
  • AXI PCI Express (PCIe)