We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5918

1.5i Timing - PAR appears to hang due to problem with OFFSET constraint.


KEYWORDS: PAR, hang, xla, rpm


PAR and other applications doing timing analysis may appear to be hung when an OFFSET constraint is evaluated against and INFF residing in the same clock IOB as the intended clock network.


The incorrect timing behavior results because a buffer and FF is used in
the same clock IOB. This can be avoided by moving the FF out of the
clock IOB.

In schematic, instead of using the IFD component, use the IBUF and FD component.

In HDL, in the Constraints Editor, for the impeding clock signal, select IOB reg = FALSE.

A software fix for this problem will be available in the 2.1i release due to be shipped in June, 1999.
AR# 5918
Date Created 08/31/2007
Last Updated 10/21/2008
Status Archive
Type General Article