UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59271

LogiCORE IP Test Pattern Generator (TPG) v5.0 (Rev. 3) - Why is the output corrupt when the Test Pattern Generator (TPG) is configured for YUV 4:4:4 and bypass mode is selected?

Description

Why is the output corrupt when the Test Pattern Generator (TPG) is configured for YUV 4:4:4 and bypass mode is selected?

Solution

This is a known issue for the LogiCORE IP Test Pattern Generator (TPG) v5.0 (Rev. 3) and earlier.

This issue has been resolved in the Test Pattern Generator v6.0 in Vivado 2014.1 and later.

Linked Answer Records

Master Answer Records

AR# 59271
Date Created 01/29/2014
Last Updated 05/21/2014
Status Active
Type General Article
IP
  • Test Pattern Generator