UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59453

Vivado 2013.3 - Axi_EMC - Extra repetitive writes and reads happening to same address at the memory interface

Description


I am using AXI_EMC with a memory bank using 16-bit data width.
 
When Reading from the External Linear Flash, for each application read transaction the Flash is receiving two consecutive address reads.
 


Solution

This is a simulation-only issue. 

In hardware, the correct data is retrieved.

This has been resolved in Vivado 2014.1.

AR# 59453
Date Created 02/18/2014
Last Updated 09/17/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.3
IP
  • AXI External Memory Controller