UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59479

14.7 ISE Sysgen - Divider Block – Incorrect output when algorithm type is High_Radix

Description

Using the Divider Block in Sysgen 14.7 where input signals are all fixed value, the output signal changes frequently:

1.png

Solution

This is a known issue when the Algorithm type selected in the Divider block is High_Radix. 

The workaround is to change the Algorithm type to Radix2 from High_Radix as shown below:

 

3.png


This does not occur in Vivado Sysgen.










AR# 59479
Date Created 02/19/2014
Last Updated 10/09/2014
Status Active
Type General Article
Devices
  • Kintex-7
Tools
  • ISE Design Suite - 14.6
  • ISE Design Suite - 14.7
IP
  • Divider