We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59559

Vivado Logic Debug - "Clock Domain" is blank or incorrect when adding nets in the "Set up Debug" wizard


In the "Set up Debug" wizard, after I add a net, the "Clock Domain" column is blank or an incorrect signal is selected.

How can I resolve this issue?


This can be resolved by manually re-selecting the clock net by right clicking the net and selecting "Select Clock Domain...".
AR# 59559
Date Created 02/26/2014
Last Updated 09/04/2014
Status Active
Type General Article
  • Vivado Design Suite