We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59759

LogiCORE IP Divider Generator v5_1, Binary Counter v12_0, Interleaver / De-interleaver- Behavioral simulation using Synopsys VCS simulator can give incorrect results


In Vivado 2014.1, running behavioral simulation for the core with VCS for 2014.1(H-2013.06-sp1) will produce incorrect results.


You can work around this issue by using other simulators, for example Vivado simulator, ModelSim or Questa.

The VCS version "I-2014.03-Beta1" does not have the issue.
AR# 59759
Date Created 03/12/2014
Last Updated 03/02/2015
Status Active
Type General Article
  • Divider
  • Interleaver / De-interleaver
  • Binary Counter