We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59761

2013.4 AXI External Memory Controller (AXI EMC) - Memory configurations limited relative to EDK XPS version


When using AXI EMC in Vivado 2013.4 and earlier, some acceptable combinations of memory types are not allowed.

The combinations that are allowed do not match the information in the "Allowable Memory Combinations table" in the product guide. 

Which configurations are allowed?


The 2013.3 and 2013.4 core version Customization GUIs incorrectly restricted some valid memory combinations.

The "Allowable Memory Combinations" section in the Product Guide was also incorrect.

An updated table is below.

Each row is a group of acceptable memory combinations.

Memories between different rows may not be mixed within the same controller.

Allowable Memory Combinations

The following table lists the allowed memory combinations across multiple banks of the AXI EMC core. 

Memories can be arranged in any order to a maximum up to 4.


PSRAM (Async Mode)

Numonyx Flash (Async Mode)

Linear Flash

Async SRAM

PSRAM (Page Mode)

Page Mode Flash




Async SRAM



Both issues are fixed in Vivado 2014.1.
AR# 59761
Date Created 03/12/2014
Last Updated 06/16/2014
Status Active
Type General Article
  • AXI External Memory Controller