We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59769

CPLD Timing - ISE 14.x - When making a change to a constraint the new FIT timing report does not show the changes.


A timing constraint is changed on a CPLD design.

However, in the timing tab in the HTML FIT report the timing has not changed when compared to the first run.

Why is the change not reflected?


When FIT is initially run it also runs the generate timing process in the optional implementation tools section.

However on subsequent runs of FIT the generate timing process does not get run and so the timing is not changed to reflect the new constraints.

To work around this issue the generate timing process can be run by the user instead of FIT and this will also cause the FIT process to be run.

The new timing report will reflect any changes the user has made to their timing constraints.
AR# 59769
Date Created 03/13/2014
Last Updated 05/27/2014
Status Active
Type General Article
  • ISE Design Suite - 14