UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59774

Vivado 2013.4 - ERROR: [Drc 23-20] Rule violation (PLIDC-8) IDELAYCTRL DRC Checks - The IODELAY instance abcd/xyz/io port' has no associated IDelayCtrl. IDELAYCTRL instance is required to calibrate IODELAY instances.

Description

When running write_bitstream on a design that has placed successfully the following error is displayed:

ERROR: [Drc 23-20] Rule violation (PLIDC-8) IDELAYCTRL DRC Checks - The IODELAY instance abcd/xyz/io port' has no associated IDelayCtrl. IDELAYCTRL instance is required to calibrate IODELAY instances.

Solution

This error is displayed if the user has instantiated more than one IDELAY_CTRL and has not applied LOC constraints to them.

If more than one is being used then Vivado cannot replicate the IDELAY_CTRLs and place them as required.

The user is required to ensure there are enough IDELAY_CTRL instances for all of the banks that use the IODELAYs and that the following LOC constraint is applied to them.


set_property LOC IDELAYCTRL_X?Y? [get_cells abc/xyz/idelayctrl.delayctrl]


where X?Y? corresponds to the clock region the I/O pins are located in.

AR# 59774
Date Created 03/13/2014
Last Updated 05/16/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite