UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59787

Spartan-6 MIG: VHDL Unisim Model of IODRP block for MCB soft calibration causing X's in simulation.

Description

In simulation, when the MCB soft calibration block is communicating with the IODRP block the SDO line sometimes drives out an X during the calibration. 

Solution

This is an Issue with the VHDL Unisim model.

The SDO line from the IODRP block produces X's in the simulation. 

softcal_vhdl.png

The work-around for this is to use the Verilog model in the simulation, as this model does not have any issues. 

softcal_verilog.png


AR# 59787
Date Created 03/14/2014
Last Updated 05/28/2014
Status Active
Type General Article
Devices
  • Spartan-6
  • Spartan-6Q
Tools
  • ISE Design Suite
IP
  • Memory Interface and Controller