We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59798

LogiCORE IP DUC/DDC Compiler v3.0(Rev. 4) - Behavioral simulation using Synopsys VCS simulator may give incorrect results


In Vivado 2014.1, running behavioral simulation for the core with VCS for 2014.1(H-2013.06-sp1) will produce incorrect results.


The work around is to use newer version - VCS I-2014.3.

Alternatively other simulators can be used, for example Vivado simulator or ModelSim/Questa.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54476 LogiCORE IP DUC/DDC Compiler - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 59798
Date Created 03/17/2014
Last Updated 06/18/2014
Status Active
Type General Article
  • DUC/DDC Compiler