We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59870

Floating Point operator v7.0- Behavioral simulation using the Vivado Simulator may report an error during compilation


When the Floating Point operator has been configured as an accumulator an error similar to the following example maybe reported by the Vivado Simulator:

ERROR: [VRFC 10-1537] value -8 is out of target constraint range 0 to 2147483647 [..../flt_accum.vhd:1914]

The error occurs when the value specified for the Accumulator LSB is less than the negative of the floating point bias for the specified input precision.

For example if single precision has been selected the error will be reported if the Accumulator LSB is set to a value less than -127.

The error originates from code that will not be used by this configuration but is still analyzed and compiled by the Vivado Simulator.

Compilation will go on to complete and the design will simulate correctly.


This is a known issue with the Vivado 2014.1 release.

Workaround: None required.

Simulation will operate correctly. No error will be report when using QuestaSim.
AR# 59870
Date Created 03/20/2014
Last Updated 05/30/2014
Status Active
Type General Article
  • Floating Point Operators