We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59910

10-Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v4.1 - PMA or PCS Reset during MDIO transaction could result in missed operation


When using the 10-Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v4.1 or earlier, a 'soft' PMA or PCS reset causes the MDIO interface logic to be reset. 

If this happens during an MDIO access, this might result in the MDIO operation being missed.


This has been resolved in v4.1 (Rev. 1) of the 10-Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) core.

AR# 59910
Date 04/17/2014
Status Active
Type General Article
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA
Page Bookmarked