UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59912

XAUI v12.1 - Additional XDC constraints for the MDIO signal inputs to ease timing closure

Description

Additional false path constraints can be added to the MDIO logic to ease timing closure.

Solution

Add the following constraints:

##################################################################
# set a false path from the mdc_in and mdc_in inputs to the first
# stage of the sychronizer register
set_false_path -to [get_cells -hierarchical -filter {NAME =~ */core_name_core/*management_1/mdc_reg_reg[0]}]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ */core_name_core/*management_1/mdio_in_reg_reg[0]}]

These have been added to the core XDC file in 2014.1.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54666 LogiCORE IP XAUI - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 59912
Date Created 03/21/2014
Last Updated 04/17/2014
Status Active
Type General Article
IP
  • XAUI