We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59919

7 Series HSSIO: MGTAVCC can bias MGTAVTT during power up. Is there a reliability concern?


MGTAVTT can get biased by up to 700mv even when the recommended power up sequence of VCCINT=>MGTAVCC=>MGTAVTT is followed.

Is there a reliability or performance concern?


The small leakage current between MGTAVCC and MGTAVTT can result in MGTAVTT ramping irregularly until MGTAVTT power is switched ON.

There is no reliability concern or performance penalty due to this leakage path.

AR# 59919
Date Created 03/23/2014
Last Updated 04/01/2016
Status Active
Type General Article
  • Virtex-7
  • Kintex-7
  • Artix-7