UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60047

MIG UltraScale QDRII+ - incorrect parameter values for 36-bit designs using x16 components

Description

Version Found: v5.0
Version Resolved: See (Xilinx Answer 58435)

For MIG UltraScale QDRII+ 36-bit designs using x18 components it is possible that the clk_from_ext_upp and clk_from_ext_low parameter values will be incorrect.

This can result in the following CRITICAL WARNING being received during implementation:
CRITICAL WARNING: [Route 35-54] Net: u_my_mig/inst/u_qdriip_phy/phycal/phy/byteWrap[2].u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clk_to_ext_south_low is not completely routed. 

Solution

To resolve this the following changes to the clk_from_ext_upp and clk_from_ext_low parameters should be made inside ./sources_1/ip/<core_name>/rtl/map/phy_clk_map.vh:

,.clk_from_ext_low (
  {
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  clk_to ext_north_low[2]
  1'b1,
  1'b1,
  clk_to_ext_south_low[1]
}
)
,.clk_from_ext_upp (
  {
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  1'b1,
  clk_to ext_north_upp[2]
  1'b1,
  1'b1,
  clk_to_ext_south_upp[1]
}
)

Revision History
04/16/2014 - Initial release

Linked Answer Records

Master Answer Records

AR# 60047
Date Created 04/01/2014
Last Updated 04/17/2014
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale