We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60075

Vivado IP Flows - How can I set my upper level module as Out Of Context when it contains an IP core already in OOC mode?


I wish to set a VHDL or Verilog module as Out-Of-Context (OOC), in a design which contains instantiation of IP cores which are already set in OOC mode. 

Is this possible?

When I right click on the module file in the Vivado Hierarchy Panel in the sources view, the "Set as Out-Of-Context" option is grayed out.


This is a not a supported flow in Vivado Design Suite. 

The file cannot be selected for OOC as it already contains an OOC IP core.

It is necessary to disable the IP as OOC and then regenerate the core. 

This will enable you to choose "Set as Out-Of-Context" for the chosen module or file.

This feature is on the Roadmap and planned for a future release, however, the exact timeline is not yet known.

Note: In Vivado 2013.4 it was possible to select and set the upper level module as OOC but this led to errors in the implementation flow where the lower level IPs were black boxes. 

This is again disabled in 2014.1.

AR# 60075
Date 05/22/2014
Status Active
Type General Article
  • Vivado Design Suite - 2013.4
Page Bookmarked