We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60121

2014.1 Vivado - Modules in the library "XilinxCoreLib" are not recognized in the design hierarchy when "Automatic Compile Order" is selected


When creating a design with modules defined in the library "XilinxCoreLib", modules are not recognized when "Automatic Compile Order" is selected by right clicking in the design hierarchy tab.


Vivado does not support direct instantiation of modules from the "XilinxCoreLib" library name.

"XilinxCoreLib" is a legacy reserved library name and should not be used in Vivado due to potential conflict with legacy cores.

A warning message was added in Vivado 2014.2 to clearly indicate that this is not supported. 

To resolve the issue, change the "XilinxCoreLib" library name to a new name that is not a reserved word.

Linked Answer Records

Associated Answer Records

AR# 60121
Date Created 04/03/2014
Last Updated 12/11/2014
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Kintex UltraScale
  • More
  • Virtex UltraScale
  • Virtex-7
  • SoC
  • Less