UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60191

2014.2 Vivado IP Flows - IP definitions get overwritten if an IP has the same name inside a subsystem package and outside it in the IP Integrator (IPI)

Description

I have created an IPI subsystem which contains an "AXI Interconnect IP" with a default name of "axi_interconnect_0".

I used this subsystem to integrate with another "AXI Interconnect IP" in a new Block Diagram, (BD), but I receive critical warnings that the IPs files are being overwritten.

Why does this occur? How can I avoid this?

Solution

This is a known issue which occurs because the default names for the IP are the same in the subsystem and in the Block Design where the new "AXI Interconnect IP" is included.

Both cores are called "axi_interconnect_0" and as such one is overwritten.

In the future it will be possible to avoid this as the "Out-Of-Context" flow will be enabled for IPI designs. 

The current work-around for this issue is to rename one of the IP cores.

AR# 60191
Date Created 04/08/2014
Last Updated 06/26/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2014.2