We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60298

System Management Wizard v1.0 Rev1 - Vivado 2014.1 - Release Notes and Known Issues


This Release Note is for the System Management Wizard v1.0 Rev1 released in Vivado 2014.1 and contains the following information:

  • General Information
  • New Features
  • Bug Fixes
  • Known Issues


General Information

The System Management Wizard v1.0 Rev1 supports the Xilinx UltraScale FPGAs. 

The System Management Wizard generates a HDL wrapper to configure a single UltraScale FPGA SYSMONE1 primitive for user-specified channels and alarms. 

New Features in v1.0 Rev1

Initial Release

Bug Fixes in v1.0 Rev1


Known Issues in v1.0 Rev1

Issue 1: 

System Management wiz example design in 2014.1 will fail to meet timing requirement when AXI4_Lite Interface is selected.

Workaround: Add BUFG on clock path in example design.

Issue 2:
System Management wiz example simulation in 2014.1 will fail with the error below:

VUSER1 did not match with the expected VUSER1 in sequencer mode and VUSER1 is enabled. 

This error message is also applicable to VUSER2. This is a simulation model issue.

Workaround: There is currently no workaround for this issue. The Design works with no issues in Hardware.

Revision History
15/04/14 - Initial Release

AR# 60298
Date Created 04/15/2014
Last Updated 05/15/2014
Status Active
Type Release Notes
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2014.1
  • System Management Wizard