UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60303

LogiCORE IP SMPTE SDI (SD/HD/3G-SDI) v3.0 - When targeting Artix-7 and using XAPP1097 v1.0, why do I see intermittent failures, or failure to lock when changing SDI standards?

Description

When targeting Artix-7 and using XAPP1097 v1.0, why do I see intermittent failures, or failure to lock when changing SDI standards?

It has been observed that the Artix-7 GTP will fail to lock on the incoming SDI signal when performing multiple plug and un-plug tests, when using the files from XAPP1097.

The SMPTE SDI RX will hang and refuse to lock on an incoming SDI signal. When this happens, it stops searching for the proper SDI mode.

The only way to work around this is to do a full system reset.

Solution

This is a known issue in XAPP1097 v1.0, which is related to the issue of the 7 Series FPGAs Transceivers Wizard v3.2 or earlier GTH/GTP Production RX reset sequence getting stuck.

See (Xilinx Answer 60489) for more information.

This has been resolved in the XAPP1097 v1.0.1 and the associated XAPP1097.zip v1.1 design files.

Users targeting Artix-7 should download the latest version of the XAPP1097.zip to obtain a copy of the XAPP1097 v1.1 or later design files, which works around this issue.


Note: In addition to the fix for the RX issue, there are also some slight modifications to the flow. Make sure to follow the steps outlined in the readme.txt included with the updated XAPP1097 zip file.

AR# 60303
Date Created 04/15/2014
Last Updated 11/25/2015
Status Active
Type General Article
Devices
  • Artix-7
IP
  • SMPTE SD/HD/3G-SDI
Boards & Kits
  • Artix-7 FPGA AC701 Evaluation Kit