We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60321

Vivado IP Flows - How can I automatically create a HDL wrapper for my IP core?


I want to create a HDL wrapper for my IP core, using the XCI file for example.

How can this be done?

The "make_wrapper" command only supports Sysgen .mdl/.slx files or the IP Integrators .bd files.


This functionality is not available in Vivado at this time but may be added in the future.

The wrapper file must be created manually at this time. 

The delivered .vho and .veo provide instantiation templates for the IP cores and can be used as a reference to help achieve this.

AR# 60321
Date Created 04/17/2014
Last Updated 05/22/2014
Status Active
Type General Article
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.3
  • More
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite - 2014.1
  • Less