UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60323

MIG IPI - What is the proper flow for modifying MIG rtl for MIG IP used within IPI?

Description

Modifications to the MIG IP rtl and constraints should generally not be made.  

However, there are cases (such as MIG provided patch updates) that require updates outside of the MIG tool.  

What is the appropriate flow for updating the MIG IP generated files when the core is included in an IPI project?

Solution

Changes cannot be made directly within the MIG IPI core as they will be overwritten. 

Instead follow these steps:

  1. Make the changes to the MIG IP within the generated file structure for the target project.
  2. Re-package the MIG IP as a custom piece of IP. 
  3. Add the custom IP to the IPI project.
AR# 60323
Date Created 04/17/2014
Last Updated 05/29/2014
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
  • More
  • Kintex UltraScale
  • Virtex UltraScale
  • Less
IP
  • MIG UltraScale