UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60349

2014.1 Vivado Timing - report_timing reports BELs and Components to have zero delays after changing the speed grade

Description

I am attempting to analyze a design by changing the speed grade of the design.

However report_timing shows Basic Elements of Logic (BEL)'s and Components to have zero delays.

Is this a known issue?

Solution

This is a known issue and is scheduled to be fixed in a future release. 


The current work-around isto use the following "-recalculate_delays" option of report_timing:

open_checkpoint *dcp 
report_timing 
set_speed_grade -1 
report_timing -recalculate_delays 
AR# 60349
Date Created 04/19/2014
Last Updated 08/22/2014
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2014.1