We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60418

Virtex-6 Integrated Block Wrapper for PCI Express - The core may truncate some DLLPs/TLPs during the process of going into Recovery


Version Found: v2.5
Version Resolved and other Known Issues: See (Xilinx Answer 45723)

While in the process of going into the recovery state, the core may truncate some TLPs/DLLPs.


This issue has been seen in simulation of the core with a third party bus functional model (BFM). 

It can be ignored and any errors flagged by the BFM can be suppressed without any impact to the functionality of the core.

As a specific example, a third party BFM may report INITFC DLLPs received out of order. 
Revision History
04/28/2014 - Initial Release

NOTE: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Linked Answer Records

Associated Answer Records

AR# 60418
Date Created 04/27/2014
Last Updated 05/12/2014
Status Active
Type General Article
  • Virtex-6
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )