We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60606

7 Series Integrated Block Wrapper for PCI Express v3.0 (Rev1) - Tandem PCIe second stage bitstream programming fails with larger BAR size


Version Found: v3.0 (Rev1)
Version Resolved and other Known Issues: See (Xilinx Answer 54643)

When configuring a core with a larger BAR size (for example 128MB) and Tandem PCIe enabled, the second stage bitstream programming fails with the driver provided in (Xilinx Answer 51950), stating "Located 0 FPC Device".


A fix to the driver file can be found in in the /common/xilinx_fpc_constants.h file in the attached zip archive.

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
05/16/2014 - Updated Driver attached
05/12/2014 - Initial release


Associated Attachments

Name File Size File Type
tpcie_sw_release.zip 17 KB ZIP
AR# 60606
Date Created 05/12/2014
Last Updated 06/16/2014
Status Active
Type Known Issues
  • Kintex-7
  • Vivado Design Suite - 2014.1
  • 7 Series Integrated Block for PCI Express (PCIe)