We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60697

Can userclk and userclk2 be connected to different buffers?


Can userclk and userclk2 be connected to different buffers?

For example, BUFG for userclk2 and BUFH for userclk.


userclk and userclk2 should not be connected to different buffers. 

This applies to both TX and RX USERCLK's.

This is because userclk2 and userclk have the same phase requirement, as described in UG476:

"TX/RXUSRCLK and TX/RXUSRCLK2 must be positive-edge aligned, with as little skew as possible between them. As a result, low-skew clock resources (BUFGs and BUFRs)
should be used to drive TX/RXUSRCLK and TX/RXUSRCLK2." 

The tested and approved configurations of the clocking are shown in the Users Guide.
AR# 60697
Date Created 05/16/2014
Last Updated 12/02/2014
Status Active
Type General Article
  • Kintex-7