UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60705

Vivado - Wrong IPI buffer does not allow LOC constraint to apply

Description

When running an IPI design through Implementation, the following message is received:

[Vivado 12-1411] Cannot set LOC property of ports, Terminal PCIe_Clk_N has conflicting location from shape expansion (IPAD_X1Y46 FIXED) vs original (IPAD_X1Y45 FIXED, IPAD.PAD) ["C:/depot/Firmware/1025244_Cobra_ComEx_Vivado/Cobra_ComEx/Cobra_ComEx.xdc":52]
[Vivado 12-1411] Cannot set LOC property of ports, Terminal PCIe_Clk_N has conflicting location from shape expansion (IPAD_X1Y46 FIXED) vs original (IPAD_X1Y45 FIXED, IPAD.PAD) ["C:/depot/Firmware/1025244_Cobra_ComEx_Vivado/Cobra_ComEx/Cobra_ComEx.xdc":53]

The correct pin sites had been selected to connect a REFCLK with a GT, so why would the constraints not be applied?

 

Solution

In this case, an IPI utility buffer was used to connect the top level pins to a PCIe block containing the GT that the pins were connected to. 

However, the wrong buffer was used as "IBUFDS" was selected instead of the "IBUFDS_GTE2" required by the GT.

Changing this to the correct buffer and resynthesizing resolves the issue.

 

utility_buffer_gui.png

AR# 60705
Date Created 05/16/2014
Last Updated 09/23/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite