UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60747

Aurora 64B66B v9.0 - Incorrect port direction for gt_to_common_qpllreset_out in tx_startup_fsm

Description

With Aurora 64B66B v9.0, the gt_to_common_qpllreset_out port is declared as an input port (shown below) instead of an output port in the tx_startup_fsm module.

input                     gt_to_common_qpllreset_out;

This needs to be corrected to ensure that the gt_to_common_qpllreset_out is connected properly.

Solution

This issue is fixed in VIVADO 2013.4 and no update is required for a core generated in VIVADO 2013.4 or later.

Revision History:
06/23/2014 - Initial Release
AR# 60747
Date Created 05/20/2014
Last Updated 06/23/2014
Status Active
Type General Article
Devices
  • Kintex-7
  • Virtex-7
Tools
  • Vivado Design Suite - 2013.3
IP
  • Aurora 64B/66B