We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60816

Vivado 2014.1, SDK Zynq DRAM Memory Test Example- Write Eye test incorrectly always shows perfect eye


The write eye margin test incorrectly yields a full eye width (128/128th of a DDR bit interval).

Should some margin be lost?


A measured window should not be perfectly open.

The non-ideal rise/fall times on an actual DRAM interface will erode margin.

Typical eye widths are greater than 80/128ths of a DDR bit time.

The attached memory test has fixed the issue. 

To use it, generate a Vivado 2014.1 memory test and replace the attached test01.c file.

This issue is fixed in Vivado release 2014.2.


Associated Attachments

Name File Size File Type
test01.c 86 KB C
AR# 60816
Date Created 05/23/2014
Last Updated 05/27/2014
Status Active
Type General Article
  • XA Zynq-7000
  • Zynq-7000
  • Zynq-7000Q
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2013.4