UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60836

Aurora 8B10B - Vivado 2014.2 or earlier - GTP and GTH - Production reset DRP sequence could get in hung state that requires reconfiguration to recover

Description

Aurora 8B10B v10.2 and earlier, when targeted for GTPE2 and GTHE2 execute a series of DRP operations as per the 7 Series GTH and GTP Production RX reset sequence requirements covered in (Xilinx Answer 53779) and (Xilinx Answer 53561).
 
These operations are:

(a) Read the DRP value for the internal data width.
(b) Write a DRP value (Force to 16-bit internal data width).
(c) Write the DRP value read in (a) to restore the original internal data width.
 
If the module receives another reset from the user after (b) but before (c) then on the next iteration it will read a 16-bit internal data width in step (a), and thus at the end of the sequence will restore a 16-bit internal data width.

This means that the transceiver is now permanently in 16-bit mode and the only way to recover is to re-program the device.

Solution

All of the updates mentioned in the GT wizard Answer record (Xilinx Answer 60489) also apply to Aurora 8B10B. 

This issue will be fixed in the Aurora 8B10B core released with VIVADO 2014.3

Revision History:

06/23/2014 - Initial Release

AR# 60836
Date Created 05/27/2014
Last Updated 06/23/2014
Status Active
Type General Article
Devices
  • Artix-7
  • Virtex-7
IP
  • Aurora 8B/10B