UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60868

MIG 7 Series QDRII+ - invalid clock period warning message

Description

Version Found: MIG 7 Series v2.0 Rev 3
Version Resolved: See (Xilinx Answer 54025)

When recustomizing a MIG 7 Series QDRII+ core the following warning message related to an invalid clock period setting may be displayed:

The Memory Part (Part_Name) with the Voltage 1.5V supports the clock period range 2000 - 0. Either change the clock period or select a different Memory Part Voltage

mig_error.png

This warning was not reported when originally generating the IP, is this correct?

Can it be ignored, and if so, how can I continue to recustomize the core as the next button is greyed out?

 

Solution

This issue can occur during recustomization of a core and is a false warning. 

This can be safely worked around by increasing the "Clock Period" and then setting it back to 2000 ps.

Once this is done the warning will no longer stop progression through the MIG Tool.

Note: This warning re-occurs every time re-customization is done and so the workaround needs to be repeated each time.


Revision History

06/05/2014 - Initial Release

AR# 60868
Date Created 05/29/2014
Last Updated 06/06/2014
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2014.1
IP
  • MIG 7 Series