UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60901

2014.1 IPI, Zynq - How to select different data width for EMIO trace output

Description

As per the Technical Reference Manual v1.7, trace output can be routed to either EMIO or MIO (but not both).

EMIO supports the full 32 bits of TRACE_DATA while MIO supports only 16 bits of TRACE_DATA.

The supported data widths for EMIO are 1, 2, 4, 8, 16, 32 and for MIO are 1,2,4,8,16 only (Table 28-3).


SnapCrab_NoName_2014-6-2_18-16-34_No-00.png


Although the various bit configurations for MIO are selectable, IPI has made only 32-bit trace width selection for EMIO.

SnapCrab_NoName_2014-6-2_18-17-10_No-00.png


How can the other bit widths be selected for the EMIO?

Solution

The workaround is to use a Slice IP to split the outputs, in the example below a width of 16 bits has been selected for EMIO trace ports.



Slice.png

The alternative is to modify the generated wrapper and ensure that the wrapper does not auto update.

AR# 60901
Date Created 06/02/2014
Last Updated 06/16/2014
Status Active
Type General Article
Devices
  • Zynq-7000
Tools
  • Vivado Design Suite - 2014.1
IP
  • Processing System 7