We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60988

MIG 7 Series DDR3/DDR2 - Examples for ADDR_MAP and CK_BYTE_MAP are incorrect


Version Found: MIG 7 Series v2.0 Rev 3
Version Resolved: See (Xilinx Answer 54025)

In the 'Example' column of UG586 Table 1-94, the ADDR_MAP and CK_BYTE_MAP byte group mapping is explained as:
"Byte groups T0, T1, T2, and T3 are numbered in parameters as 3, 2, 1 and 0, respectively."

However, the examples provided are incorrect as they do not follow this byte group numbering.


The 'Example' column should display the following:

8'h13: CK/CK# placed in bank 1, byte lane 0.
8'h20: CK/CK# placed in bank 2, byte lane 3.

12'h02B: Address pin placed in bank 0, byte lane 1, at location B.
12'h235: Address pin placed in bank 2, byte lane 0, at location 5.

Revision History

06/09/2014 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 60988
Date Created 06/05/2014
Last Updated 06/06/2014
Status Active
Type Known Issues
  • Virtex-7
  • Artix-7
  • Virtex-7 HT
  • MIG 7 Series