UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61011

Zynq-7000 Bus Functional Model v2.0 - Enabling the static remap parameter causes the simulation to hang

Description

When I enable "M AXI GP0 ENABLE STATIC REMAP", the BFM outputs invalid data on ID signals (AWID, WID, ARID).


As a result, the AXI Slave also responds with an invalid ID which causes the bus to hang. If I disable this option, it works correctly.

Solution

This is a known issue. Currently, the work-around is to disable the "static remap" option.

This issue has been fixed in the 2016.1 release.

AR# 61011
Date Created 06/05/2014
Last Updated 02/09/2016
Status Active
Type General Article
Devices
  • SoC
  • FPGA Device Families
Tools
  • Vivado Design Suite
IP
  • AXI Bus Functional Model
  • Processing System 7