We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61020

2014.2 Vivado Partial Reconfiguration - Number of clocks reported in region is incorrect for PR design


I am receiving the following errors in place_design: 

Phase 3 Global Placement
ERROR: [Place 30-695] The clock region contains a Reconfigurable Module (RM). Reconfigurable Modules require reservation of clocking resources for all clock regions used by the RM. These clock reservations will affect the number of clock resources available to the rest of the design, and may lead to clocking congestion or over-utilization. Total clock capacity of clock region X1Y4 is 12. There are 13 clocks used: 7 RM clocks reserved, and 6 non-RM clocks. Of the 7 RM reserved clocks, 1 are active in the region.
ERROR: [Place 30-410] Global clock placer placed 13 clocks into clock region X1Y4, and each clock region can only have 12 clocks. An attempt to move the required 1 clocks into other clock regions failed. This could be due to the following reasons:
1. the other clock regions have too many clocks. See below for the number of clocks in each of the clock regions:
Clock Region X0Y0 has 4 clocks
Clock Region X1Y0 has 2 clocks
Clock Region X0Y1 has 3 clocks
Clock Region X1Y1 has 1 clocks
Clock Region X0Y2 has 3 clocks
Clock Region X1Y2 has 1 clocks
Clock Region X0Y3 has 8 clocks
Clock Region X1Y3 has 8 clocks
Clock Region X0Y4 has 7 clocks
Clock Region X1Y4 has 7 clocks
Clock Region X0Y5 has 8 clocks
Clock Region X1Y5 has 8 clocks
Clock Region X0Y6 has 0 clocks
Clock Region X1Y6 has 5 clocks
2. there may not be sufficient capacity in the other clock regions to place the instances in the clock nets.
3. the contents of the clock nets are already constrained by regional clock placer and cannot be moved.

How can I work around this?


To minimize the number of PR clocks pre-assigned to every PR region, the workaround is to replace BUFGs with BUFHCE.

The issue has been fixed in Vivado 2014.3.
AR# 61020
Date Created 06/06/2014
Last Updated 12/11/2014
Status Active
Type General Article
  • Vivado Design Suite - 2014.2