UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61112

MIG 7-Series - How to constrain sys_rst

Description

When the sys_rst signal is driven from an internal register within the user design and is run on a clock that is related to the clk_ref, it can be difficult or impossible to meet timing.  

Is the failing path on the FDPE "PRE" pin for sys_rst (see below figure) a true violation?

 

Solution

Sys_rst is a fully asynchronous reset pin.

Inside the MIG core, the reset is synchronized to the internal clk_ref to create a synchronous reset.

Therefore, it is asserted asynchronously and deasserted synchronously.

MIG-sys_rst.png



Because of this design, it is perfectly safe to put a set_false_path constraint on the sys_rst pin.

AR# 61112
Date Created 05/29/2015
Last Updated 09/22/2014
Status Active
Type General Article
IP
  • MIG 7 Series