We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61115

14.7 PlanAhead - [EDIF 20-86] Cannot find port '<>' on instance '<>' of cell '<>'


An error message similar to the following may be seen when opening PlanAhead from within ISE:

Parsing EDIF File [./planAhead_run_2/my_proj.data/cache/my_edf.edif]
ERROR: [EDIF 20-86] Cannot find port 'RXOUTCLK_OUT_1' on instance 'gt0_gtwizard_10gbaser_i' of cell 'ten_gig_eth_pcs_pma_v2_6_gtwizard_10gbaser_GT_TRUE_806439084_1994880_4_0_Z1' instantiated within cell 'ten_gig_eth_pcs_pma_v2_6_gtwizard_10gbaser_sp7_TRUE_806439084_1994880_4.0_66s_320_0_gtwizard_10gbaser_i' [C:/test/my_proj/run/my_edf.ngc:3393806]
    while executing
    (file "C:/test/my_proj/run/pa.fromNcd.tcl" line 11)


This is an issue with ngc2edif conversion (allowing PlanAhead to read a .ngc netlist).

To work around the issue, do one of the following:

  • Run Analyze Post-Place & Route Static Timing through ISE instead of through PlanAhead.
  • Run the Timing Analyzer stand-alone.
  • Run the TRCE command line to analyze timing results.
  • Open PlanAhead outside of ISE and run the timing analyzer.
AR# 61115
Date Created 06/12/2014
Last Updated 06/20/2014
Status Active
Type General Article
  • Virtex-7
  • PlanAhead