UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61129

MIG UltraScale DDR3 - "ERROR: tCK(avg) minimum violation"

Description

Version Found: v5.0 Rev1
Version Resolved: See (Xilinx Answer 58435)

When simulating MIG UltraScale DDR3 designs the following error messages may be seen even though the simulation "TEST PASSED":

# sim_tb_top.mem_model_x16.mem.memModel[0].u_ddr3_x16.main: at time 4907688.0 ps ERROR: tCK(avg) minimum violation by 2.888672 ps.
# sim_tb_top.mem_model_x16.mem.memModel[1].u_ddr3_x16.main: at time 4907688.0 ps ERROR: tCK(avg) minimum violation by 2.888672 ps.
# sim_tb_top.mem_model_x16.mem.memModel[2].u_ddr3_x16.main: at time 4907688.0 ps ERROR: tCK(avg) minimum violation by 2.888672 ps.
# sim_tb_top.mem_model_x16.mem.memModel[3].u_ddr3_x16.main: at time 4907688.0 ps ERROR: tCK(avg) minimum violation by 2.888672 ps.

Solution

The tCK(avg) violation reported by the DDR3 memory model is a result of the actual CK/CK# clock period being different than the clock period specified  during IP generation.

This is an error with the clocking wizard that calculates the available input clock periods available and will be addressed in a future release.

To work around this issue the MIG IP must be regenerated with a different input clock period specified.

Revision History:
06/13/2014 - Initial Release

Linked Answer Records

Master Answer Records

AR# 61129
Date Created 06/13/2014
Last Updated 06/23/2014
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale